(+45) 45 93 42 07 bruun@eiffel.ei.dth.dk ABSTRACT A CMOS implementation of a high-gain current mode operational amplifier (opamp) with a single-ended input and a differential output is described. This configuration is the current mode counterpart of the traditional voltage mode opamp. In order to exploit the inherent potential for high speed, low voltage operation normally associated with current mode analog signal processing, the opamp has been designed to operate off a supply voltage of 1.5V, and the signal path has been confined to N-channel transistors. With this design, a gain of 94dB and a gain-bandwidth product of 65MHz has been achieved at a power consumption of 30pW.
INTRODUCTION
One of the most popular methods for transformation between the current domain and the voltage domain in analog signal processing is the principle of adjoint networks [l] . Using this principle, many filter constructions well known and characterized in the voltage mode domain are easily transformed into current mode equivalents. Many of them can be implemented using current conveyors [a] as the basic active building block. However, other filters such as Deliyannis bandpass biquad require an active building block with a high gain [3] . In the voltage domain this is easily accomplished with a standard voltage mode opamp, and in the current domain the active building block needed is a current opamp with a single input and a differential output. In the present paper we show a CMOS implementation of a current opamp. As one of the advantages claimed for current mode signal processing is the potential for low voltage operation, the opamp has been designed to require only one N-channel threshold voltage drop in addition to four saturation drain-source 
CURRENT OPAMP CONFIGURATION
A current mode opamp is basically an active device with a low input impedance, a high current gain, and a high output impedance [4, 51. None of the fundamental components (bipolar transistors or MOS transistors) directly provide these characteristics in any of their basic configurations. Consequently, a two-stage structure is required, consisting basically of a common gate (or common base) input stage to provide a low input resistance and a common source (or common emitter) output stage to provide a high gain and a high output resistance. Thus, the current opamp can be considered as a transimpedance input stage followed by a transconductance output stage and the current gain is equal to the product of the transimpedance and the transconductance.
As a differential output is required, an obvious choice for the output stage is a differential long tail pair with constant current loads. With the tail current equal to the sum of the load currents, this stage provides a high output impedance transconductance stage with the output currents io^^+ = 4 0~~-= -gm2vz/2, where vz is the differential input voltage to the stage and gm2 is the transconductance of the output transistors. For high speed operation, N-channel transistors are preferable for the long tail pair. As the output stage is driven from a single ended input, one input to the long tail pair is simply connected to a constant bias voltage. For the input, a common gate stage stage is required. The input resistance of a common gate stage is
where gml, gmbl, and gdsl are the MOS input transistor gate transconductance, bulk transconductance, and drain-source conductance, respectively, and RL is the load resistance at the output (drain) of the common gate stage.
From (1) it is evident that with RL approaching infinity, R, also approaches infinity. Hence, a moderate value of RL is required for a low input resistance. However, a large value of RL is required in order to obtain a high transimpedance. These objectives can be met by the insertion of a current mirror between the common gate input stage and the output stage. With the additional requirement that both the input transistor and the current mirror transistors should be N-channel transistors (for high speed operation), the opamp configuration shown in fig. 1 results. It is evident that all transistor in the signal path are N-channel transistors. It is also seen that the minimum supply voltage required is the gatesource voltage for the output transistor plus the voltage drops required for the current sources Iss3 and Iss4.
With this configuration, the resulting differential current gain is tin where R, is the parallel combination of the current mirror output resistance and the current source Iss3 output resistance. The opamp also has a finite common mode gain given by where R S S~ is the output resistance of the current source Iss4. Hence, the common mode rejection ratio is
It is seen that an arbitrarily high CMRR can be achieved through the use of current sources, the output impedance of which can be arbitrarily high 
EXPERIMENTAL RESULTS
The circuit of fig. 1 has been implemented at the transistor level as shown in fig. 2 Using the design equations (2)-( 10) together with equations (11)-(15), we find the opamp characteristics given in Table 1 together with simulated values. The supply voltage used in the simulations is 1.5V and the bias current level I s s is 5pA. In the calculation of the capacitances C, and Cmirror according to (14) and (15), it is found that the dominant terms are the drain-bulk capacitances Cdbls and Cdb7 of the P-channel transistors M13 and M7, respectively. So, even though the signal path transistors are all N-channel, the frequency response is still limited by the parasitic capacitance of P-channel transistors. An obvious route for an optimization of the gain-bandwidth product would then be to increase the width of the output transistors. This would increase gmz and, hence, AO,dm in proportion to the width increase while only slightly increasing c,, i.e. only slightly decreasing p d . Fig. 3 shows the simulated open loop gain and phase response of the opamp. It is seen that the simulations confirm the predictions made from the simple design equations (2)-(lo), and the opamp indeed provides a very high gain and bandwidth, even at a power supply of only 1.5V and 30pA. Preliminary measurements on experimental devices obtained through EUROCHIP show performance characteristics close to the simulated values in Table 1 . Characterization of the opamp is still in progress and will be reported later. Fig. 4 shows a chip photo of the opamp.
CONCLUSION
A CMOS implementation of a current mode opamp with complementary outputs has been described. The opamp provides a high current gain, and high unity gain bandwidth. It can operate at a supply voltage of 1.5V and provides an arbitrarily good matching of the output small signal currents.
Fig. 4. Chip photo of experimental opamp
Simulation results and measured results from a 2pm commercial CMOS process confirm the expected behaviour and demonstrate a low frequency gain of 94dB and a gain-bandwidth product of 65MHz at a modest power consumption of 30pW (excluding the bias circuitry).
